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Quantum computing technology is maturing at a relentless pace, yet individual quantum bits are
wired one by one. As quantum processors become more complex, they require efficient interfaces
to deliver signals for control and readout while keeping the number of inputs manageable. Digital
electronics offers solutions to the scaling challenge by leveraging established industrial infrastructure
and applying it to integrate silicon-based quantum devices with conventional CMOS circuits. Here,
we combine both technologies at milikelvin temperatures and demonstrate the building blocks of a
dynamic random access architecture for efficient readout of complex quantum circuits. Our circuit
is divided into cells, each containing a CMOS quantum dot (QD) and a field-effect transistor that
enables selective readout of the QD, as well as charge storage on the QD gate similar to 1T-1C
DRAM technology. We show dynamic readout of two cells by interfacing them with a single radio-
frequency resonator. Our results demonstrate a path to reducing the number of input lines per
qubit and enable addressing of large-scale device arrays.
Quantum computers promise to solve problems which
seem intractable using conventional computers [1]. Sev-
eral different physical implementations of a quantum
computer are being developed [2] and state-of-the-art
processors are approaching the level of 50 to 100 quan-
tum bits (or qubits) where quantum computers are ex-
pected to demonstrate capabilities beyond conventional
computers for specific tasks [3].
For most physical realizations, quantum processors re-
quire cryogenic temperatures to operate, precise low-
noise control signals [4] to manipulate the information
and highly sensitive readout techniques to extract the re-
sults; all without disturbing the fragile quantum states.
In current solid-state quantum processors, signals are
generated using general-purpose instruments at room
temperature and delivered to the quantum processor at
low temperatures. The physical qubits across all plat-
forms are controlled directly with at least one control
line per qubit. However, as the size of quantum proces-
sors continues to increase, the one-qubit-one-input ap-
proach is recognized to be unsustainable [5], especially
if we consider that a large-scale fault-tolerant quantum
computer might ultimately require 108 qubits to solve
the most computationally demanding algorithms [6]. Ef-
ficiently delivering control and readout signals to increas-
ingly more complex quantum circuits while reducing the
number of inputs per qubit is one of the major chal-
lenges towards a fully-fledged large-scale universal quan-
tum computer.
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Digital electronics may offer some opportunities to
overcome this difficulty. Some of the challenges that
large-scale quantum computing faces resemble those that
conventional computing has already solved. A perfect ex-
ample is controlling billions of transistors with just a few
thousands of input-output connections. Moreover, inte-
grated digital electronics allows signal generation, data
flow management, low-level feedback and high-level op-
erations locally. Therefore, to relax wiring requirements
and reduce the latency of solid-state quantum computers,
integration of digital electronics with quantum devices
at cryogenic temperatures could be a promising strat-
egy [7, 8]. Nevertheless, to apply this approach, under-
standing the behaviour of digital circuits at cryogenic
temperatures is paramount.
Digital information processing devices are typically
manufactured using silicon as the base material. Coinci-
dentally, electron spins in silicon are amongst the most
promising candidates for large-scale quantum comput-
ing [9, 10] due to their small footprint (sub 100 nm di-
mensions) and very long coherence times, particularly
in isotopically purified silicon (28Si) [11, 12]. Silicon-
based spin qubits benefit from a variety of qubit designs
and different coupling strategies [11, 13–24] and can be
read out dispersively using Pauli spin-blockade [25–27].
To date, operation of one-dimensional arrays has been
shown [15], high-fidelity single qubit gates [28–31] and
two qubit gates [11, 23] have been achieved and a pro-
grammable two-qubit silicon-based processor has been
demonstrated [22].
Recently, it was shown that CMOS transistors can be
used as the basis for spin qubits [17, 32]. Several other
silicon-based quantum devices could, in principle, be re-
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2alised in a manner compatible with industrial CMOS
processes, with the potential of large-scale, high-yield
fabrication. It seems then natural to explore the di-
rect integration of silicon quantum devices and conven-
tional CMOS digital technology to tackle the challenges
in addressing, controlling and reading multi-qubit cir-
cuits. Blueprints of such all-silicon systems integrating
quantum and classical components have emerged [33–35]
as well as first basic demonstrations of direct integra-
tion [36].
Here, we present a CMOS dynamic random access ar-
chitecture for control and readout of multiple quantum
devices. Our design is inspired by the square arrays found
in dynamic random access memory (1T-1C DRAM) and
allows on-demand routing of static and radio-frequency
(rf) signals to individual devices. The architecture is
composed of individual cells each containing a control
field-effect transistor (“control FET”) and a quantum dot
(QD) device. In our experiments, the QDs are themselves
formed in the channel of a nanowire FET, integrated on
the same chip as the control FETs and fabricated using
the same CMOS processes. When not addressed, each
cell can be used as a node to store charge on the QD
device gate that allows trapping single-electrons in the
QD device with a time constant approaching 1 s. In this
Article, we demonstrate random access and readout of
two individual cells at cryogenic temperatures. For read-
out, we use capacitive gate-based radio-frequency reflec-
tometry that turns the gate defining the quantum dot
into a sensor by coupling it to a lumped-element reso-
nant circuit [37–39]. We characterize the bandwidth of
the architecture in terms of a resonant frequency overlap
of 13 MHz, and find optimal operation voltage levels for
the digital transistor. Moreover, we show dynamic read-
out of the cells and obtain charge stability maps sequen-
tially. Finally, we propose an architecture for addressing
large-scale device arrays with a quadratic reduction in
the number of inputs.
I. CIRCUIT CHARACTERIZATION
We show the sequential access circuit in Fig. 1(a). It
consists of two CMOS single-electron memory cells [36]
(cell 1(2) in green(orange)) connected to a single bias
line and a lumped-element radio-frequency resonator for
readout (resonator components are highlighted in grey).
Each memory cell is made from two transistors which
we refer to as Qi and Ti. Qi is a 60-nm-wide silicon
nanowire transistor with a short channel length (25 and
30 nm for cell 1 and 2 respectively). Such devices are
routinely used to trap single-electrons in quantum dots
that form at the top most corners of the nanowire channel
when operated in the sub-threshold regime at cryogenic
temperatures [40, 41]. Transistor Ti is a wider device
with a channel width of 10µm and gate length of 25 nm
and 30 nm for cell 1 and 2 respectively which we refer
to as the control FET. The four transistors are manufac-
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FIG. 1. Setup and individual device characterization. (a)
Sequential access circuit for gate-based radio-frequency (rf)
readout. A single high frequency line and readout resonator
(highlighted in grey) is connected to two cells (green and or-
ange) consisting of one control FET, Ti, and quantum device,
Qi, per cell. Ti enables selective readout of Qi. (b) Reflec-
tion coefficient spectrum of the circuit for different control
FET states (T1 - T2). Spectra for addressing a single cell
have been shifted down by 15 dB for clarity. (c) Enlarged
view of on-off and off-on state configurations with a spectral
overlap and resonance fit indicated. (d) Phase response of Q1
as a function of VDL for VWL1 = 1.2 V and VWL2 = 0 V. (e)
Phase response of Q2 as a function of VDL for VWL1 = 0 V
and VWL2 = 1.2 V. The regions in grey highlight charge tran-
sitions we focus on in further measurements.
tured using fully-depleted silicon-on-insulator (FD-SOI)
technology following standard CMOS processes. They
are located on the same chip and are connected via bond
wires (see Methods for details of the fabrication).
We label the primary inputs of the circuit as data and
word lines in analogy with memory chips. Each cell has
one word line VWLi which connects to the gate of the con-
trol FET Ti allowing control over the channel resistance.
The data line VDL is shared among the two cells and al-
lows control over the gate voltage on Qi conditional on
the state of Ti. Additionally, a voltage applied to the sil-
icon substrate, VBG, acts as a back-gate. Switching Ti to
the on state while keeping all the remaining Tj off allows
for individual addressing of a single quantum device Qi.
3Multiple devices can be addressed sequentially by timing
the voltages on Ti accordingly, as we demonstrate further
below.
To read the quantum state of the devices sequentially,
we connect a lumped-element LC resonator in parallel
with the memory cells and use radio-frequency reflec-
tometry to probe the resonant state of the combined
circuit [36]. The natural frequency of the resonator f0
is given by f0 = 1/2pi
√
LCT where CT is the total ca-
pacitance of the system that includes, in particular, the
state-dependent quantum or tunneling capacitance of any
quantum device which is connected to the LC circuit [42]
via the control FETs. We drive the resonator with a
small (−90 dBm) radio-frequency signal at frequency fc
that we coupled into the data line via a bias tee. The
whole circuit is operated in a dilution refrigerator with a
base temperature of 15 mK.
Next, we show the frequency dependence of the cir-
cuit’s reflection coefficient S11 in Fig. 1(b) for the four
possible states of the two control FETs. A dip in the re-
flection coefficient occurs when we drive the resonator at
its natural frequency of oscillation, which shifts towards
lower frequency for each Ti in the on state due to the
additional circuit capacitance introduced by the enabled
cell (by approximately 28 MHz, see Supplementary Table
S1 for resonance parameters). Most importantly, we ob-
serve a large spectral overlap of 13 MHz with 3 dB band-
width in the enlarged view in Fig. 1(c) when addressing
one cell at a time. Spectral overlap is paramount to dy-
namical multi-qubit readout as it means that both cells
can be read using the same input frequency, while the
degree of overlap determines the bandwidth of the ar-
chitecture. In addition to the resonance frequency shift,
we observe a reduction in the loaded quality factor QL
from a value of 96, when both T1 or T2 are in the off
state, to a value of 40, when either T1 or T2 are in the
on state. An on-state QL of 40 is comparable to previous
experiments with [36] and without [38] control circuit.
Based on the spectra shown in Fig. 1(c), we select a
carrier frequency fc = 615 MHz to probe the state of the
quantum devices. When using radio-frequency reflectom-
etry, changes in the complex impedance of the circuit are
probed by driving the circuit close to resonance while
monitoring the phase and magnitude of the reflected sig-
nal (see Methods for details of the circuit). Changes in
the capacitance of the quantum device ∆C, attributed
to tunneling of single electrons, are detected through
changes in the reflected phase ∆Φ = −2Q∆C/CT [39].
In Fig. 1(d-e), we observe phase shift peaks as we change
VDL that corresponds to regions of charge instability in
Qi. At these voltages, single electrons cyclically tunnel
between the QDs in the channel and the source or drain
electron reservoirs in Qi. For each measurement only one
Ti is set to the on state while the other is off. Below we
perform further measurement focusing on a particular re-
gion of this stability diagram (highlighted in Fig. 1(d-e))
for both quantum devices.
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FIG. 2. Control transistor logic states. (a) Phase response
of Q1 as a function of VWL1 and VDL (VWL2 = 0 V). (b)
Phase response of Q2 as a function of VWL2 and VDL (VWL1 =
0 V). For both cells we observe QD-to-reservoir transitions at
large VWL corresponding to the logical on state of the digital
transistor. A forbidden region of large background signal is
found upon approaching the control FET threshold voltage.
A region of no signal below threshold corresponds to the off
state. (c-d) Line cuts at V LWL = 0.5 V and V
H
WL = 1.2 V,
indicated by dashed lines in (a-b), that highlight the difference
between the two digital states for each device.
II. DIGITAL TRANSISTOR OPERATION
PARAMETERS
In this section, we focus on the digital operation of
the control transistors with the aim to find the optimal
voltage levels. For a dynamical random-access readout
scheme, Ti should fulfill several requirements: In the on
state, Ti should be sufficiently conductive to allow high-
sensitivity gate-based readout of the selected quantum
device. In the off state, Ti should be sufficiently resistive
to block the rf signal to deselected cells and to retain the
charge on Qi’s gate for the duration operations are being
performed in other cells.
As a first step towards dynamically operating the cir-
cuit, we identify suitable on and off state voltages for
the control FET gate (i.e. the high, V HWLi, and low, V
L
WLi,
signal levels). In Fig. 2(a-b), we show the phase of the re-
flected signal from the resonator as a function of VDL and
VWLi in the VDL areas highlighted in Fig. 1(d-e). We can
identify three regions: The on region for VWLi > 0.9 V,
where we observe single electron tunneling, the off region
for VWLi < 0.7 V, where we observe no transitions and
finally, for 0.7 V< VWLi < 0.9 V the forbidden region. In
the latter, Ti is in the saturation regime, where, due to
the voltage-dependence gate capacitance of the control
FET, the phase varies largely [43]. This region should
be avoided when assigning voltage levels. To highlight
the different response of the resonator in the digital on
and off states, we show the phase change ∆φ as a func-
tion of VDL for cell 1 and 2 in Fig. 2(c-d), respectively,
at V
L(H)
WLi = 0.5(1.2) V (as indicated by the dashed black
lines in Fig. 2(a-b)).
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FIG. 3. Charge retention analysis. (a) Equivalent circuit of
a single memory cell and pulsing scheme for charge retention
analysis. (b) Source-drain current ISD through the quantum
device as a function of time after switching the control tran-
sistor to the off state V LWL = 0.5 V (VSD = 2 mV). Single
electron transitions are observed and peak positions are indi-
cated by stars. The inset shows ISD as a function of VDL where
the same transitions are observed and indicated by stars. (c)
Decay of the voltage on the quantum device gate VG as a
function of time once the control transistor is switched off
obtained from the peak positions (stars) in (b) (circles) with
double exponential fit (solid line). (d) Quasi-static gate volt-
age Vfinal and time constant τ as a function of V
L
WL obtained
from fits (see Eq. 1) to data in (c) (circles). Dashed lines are
guides to the eye.
We note the close similarity between the operation
voltage levels of both Ti for addressing the quantum de-
vices Qi at millikelvin temperature. In a scaled up archi-
tecture, with increasing circuit complexity, reproducible
electrical characteristics between cells will be essential.
III. DYNAMIC OPERATION
A. Charge retention time
Random access of a single cell can be achieved by
switching the selected Ti on while all other Tj are off.
Since the data line voltage VDL is shared among the cells,
the gate voltage on all deselected Qj floats and decays
over time while addressing cell i. Floating gate charge
storage, which is also found in modern dynamic random
access memory (DRAM) chips, is an important feature
of dynamic readout and its associated charge retention
time sets the maximum time to perform operations on
other cells before the information is lost.
In this section, we characterize the discharge of one
cell in order to determine an appropriate voltage refresh
rate. We consider the equivalent circuit model of the
memory cell as shown in Fig. 3(a) with a VWL-dependent
channel resistance RF of the control FET and a gate re-
sistance RG of the quantum device combined with a ca-
pacitance CG, realizing charge storage on the quantum
device gate. CG has a contribution from the FET, the
quantum device gate and the parasitic capacitance of the
inter-connection. The latter dominates in this experi-
ment (see Supplementary Table S1 and Note). In the on
state, the voltage VG on the gate capacitor is charged to
VDL, while in the off state VG decays over time as
VG(t) = Vfinal
[
1 +
RF
RG
exp
(
− t
τ
)]
. (1)
Here τ = CGRGRFRG+RF is the circuit time constant and
Vfinal =
VDLRG
(RF+RG)
is the equilibrium voltage at the gate of
the quantum device at t→∞. Since τ and Vfinal depend
on RF, and thus on the operation voltage level VWL, we
proceed by investigating their functional dependence fur-
ther in order to find the optimal voltage operation point
to maximize the charge retention time.
We monitor the discharge of the cell in a pulsed experi-
ment by measuring the source-drain current ISD through
the quantum device over time. As shown in Fig. 3(a),
we keep VDL constant while VWL switches from the high
level (V HWL) to a low level (V
L
WL) at t = 0. We set the
pulse amplitude to 0.5 V and vary the pulse offset ensur-
ing that the transistor remains on in the high part of the
pulse. We show an example discharge measurement for
V LWL = 0.5 V in Fig. 3(b), where several single electron
transitions (indicated by stars) can bee observed in ISD
over time. After 1.5 s the current settles to a value de-
termined by Vfinal. We compare the discharge data with
a measurement of the same single electron transitions of
the device as a function of VDL in quasi-static conditions
as shown in the inset of Fig. 3(b). By matching peaks
in the decay over time to peaks as a function of VDL we
reproduce the dynamics of the voltage on the quantum
device gate VG(t) as shown in Fig. 3(c) for multiple values
of V LWL. At t = 0, we observe an initial fast decay, possi-
bly due to cross-talk, followed by a slow decay character-
ized by Eq. 1. We fit a double exponential to capture the
fast and slow dynamics (see Supplementary Note) and
extract Vfinal and τ from the slow decay which we show
in Fig. 3(d) as a function of V LWL. We observe that as
V LWL increases (RF decreases) Vfinal becomes larger due
to the voltage divider characteristic of the cell (see panel
(a)). In the case of τ , we observe a reduction from 0.9 s
to 0.2 s. Both trends are captured in our model. We note
that the time constant could be increased further for a
larger capacitance CG.
While initially it may seem beneficial to select a low
V LWL level to maximize τ , the retention or refresh time is
determined by the maximum tolerable gate voltage drop
of the cell, δV , which has to be accessed given a specific
qubit implementation. Using our model and defining the
voltage drop ratio a = δV/VDL and the resistance ra-
tio r = (RF +RG)/RF, we find that the retention time is
5given by tr = RGCG ln[(1−ar)−1]/r which is a monoton-
ically increasing function of r. Hence, tr is maximized by
operating at large V LWL while remaining in the off regime.
In this analysis, it is important to note that we keep
VDL constant which is approximately what will happen
when addressing multiple quantum devices with similar
operating voltages. Such operation is a particular feature
of our proposal and differs from the 1T-1C DRAM read
protocol where VDL is typically set to half the maximum
voltage stored in the capacitor. Such voltage level max-
imizes the readout signal and the retention time of both
the uncharged and charged memory state of the capac-
itor [44]. In our proposal, we operate exclusively at the
charged state of Qi where retention time is maximized
by selecting a less resistive FET, i.e. V LWL as large as
possible while remaining in the off state. For sequen-
tial readout, as demonstrated further below, we select
V LWL = 0.5 V to enhance the retention time in the off
state while preserving good noise margins.
B. Dynamic power dissipation
Having extracted the digital voltage levels for the con-
trol FETs, we can estimate the dynamic power dissipa-
tion of the architecture. This parameter is important
when operating at the base temperature of a dilution re-
frigerator where limited cooling power, typically 400 µW,
is available. The dynamic power when switching Ti is
P = Ccellfop∆V
2, where ∆V = V HWL − V LWL, Ccell is
the additional capacitance introduced by switching Ti to
the on state and fop is the switching frequency. The
maximum fop is given by the bandwidth of the archi-
tecture and Ccell by the gate area of the FET plus the
parasitic capacitance of the interconnect between Ti with
Qi. Given our selection of ∆V = 0.7 V, the bandwidth
13 MHz and Ccell = 70 fF (see Supplementary Table
S1), we estimate 0.4 µW/cell which will allow operat-
ing 1,000 cells simultaneously. The power dissipation
can be reduced by pushing the voltage levels closer to
the forbidden region ∆V = 0.4 V, thus reducing the
noise level margins, and by minimizing Ccell by optimiz-
ing the circuit layout. The minimum Ccell will be the
dominated by the geometric capacitance of Ti of 8 fF.
At the same frequency of operation the dissipation will
be P ≈ 0.05 µW/cell extending the number of cells that
can be operated at the same time to 20,000. When re-
ducing the circuit capacitance the noise associated with
charging the cell via the control FET resistance should be
considered VRMS =
√
kBT/Ccell. In this experiment we
estimate the noise at 1.7µV (15 mK base temperature).
C. Sequential readout
We now turn to demonstrate sequential dynamic read-
out of quantum devices in two memory cells. We show
(a)
(b) (c)
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FIG. 4. Dynamic readout. (a) Pulse scheme for sequential
readout and phase response of Q1 and Q2. VDL is ramped up
and down while VWL1 and VWL2 are alternating between high
and low states. Pulses are synchronized such that QD reser-
voir transitions from Q1 are obtained when VDL is ramped
up while Q2 is measured when VDL is ramped down. (b)-(c)
Differential phase response obtained sequentially from both
cells as a function of data line and back-gate voltages.
the pulsing scheme to dynamically read both memory
cells in Fig. 4(a).
In the first half of the cycle, from 0 to 12 ms, we set
T1 and T2 to the digital on and off states respectively.
Simultaneously, we apply an analogue signal to the com-
mon data line VDL (blue trace) that ramps up the gate
voltage on the data line (now connected to Q1). We read
the signal dispersively using gate-based readout and de-
tect peaks in the phase due to single-electron transitions
between a QD and a reservoir in Q1.
In the second half of the cycle, from 12 to 24 ms, we
invert the digital voltages on T1 and T2 such that we can
now detect the transitions in Q2 as we ramp down the
analogue signal on the data line. The QD-to-reservoir
transitions in the phase response are identical to those
measured in a static experiment shown in Fig. 1(d-e).
The rf modulation frequency and amplitude is kept con-
stant throughout the measurement. There is a phase
offset between the signal detected from Q1 and Q2 due
to a small difference in reflection coefficient between cells
(see Fig. 1(c)). We therefore show the phase difference
∆Φ in Fig. 4(a) (see Supplementary Figure S2).
Using this interleaved pulsing scheme for sweeping VDL
combined with additional stepping of VBG after each cy-
cle, we obtain the charge stability map of both Q1 and
6Q2 sequentially as shown in Fig. 4(b-c). The transitions
observed in the measurement suggest formation of mul-
tiple QDs in both cells (see Supplementary Figure S1 for
additional scans), i.e. corner dots [40, 45]. Due to filter-
ing of the lines delivering the control FET signals VWL1,2
and data line signal VDL, fop was limited to 1 kHz in this
experiment (see Supplementary Figure S2).
IV. DISCUSSION: SCALING UP THE
ARCHITECTURE
In this Article, we have presented a CMOS dynamic-
random-access architecture for radio-frequency readout
of quantum dot devices at millikelvin temperature. In
particular, we performed sequential dispersive readout of
individual quantum devices in a two-cell layout. In this
section, we describe how a larger (N ×M) array of ran-
domly addressable single-electron memory cells could be
constructed, making use of the sequential gated readout
we demonstrate above, combined with frequency multi-
plexing. As shown in Fig. 5, the two dimensional array
is distributed in rows (i) and columns (j). A specific
qubit in row i and column j, Qij , can be addressed by a
word line VWLj , that controls the voltage on the gate of
transistor Tij , and by a data line voltage VDLi, that con-
trols the gate potential on the qubit. Additionally, each
row is connected to a different LC resonator for readout.
Distinct resonant frequencies fi are achieved using differ-
ent values for the inductance of each resonator Li. Note
that the inductors have a low high-frequency impedance
to ground in parallel with a parasitic capacitor. Each
resonator can be probed simultaneously using frequency
multiplexing techniques [46] such that the whole array
only requires a sole high-frequency line for readout. The
array can be operated dynamically in a random access
manner. When a specific word line j′ is activated qubits
Qij′ can be read simultaneously for all i or their gate
voltages are refreshed using the specific data line volt-
ages VDLi. Each qubit may be fabricated such that it is
in close proximity to other qubits to perform two-qubit
operations [22, 47]. This possibility is indicated by the
circular connection at the source of each quantum device.
The array particularly suits one dimensional chains of in-
teracting quantum devices such as they are distributed
along the rows of the array [15, 48, 49].
For further optimization of the architecture a more de-
tailed understanding of each circuit component at low
temperature is necessary, including cross-talk mitigation
and a circuit equivalent model of both the control FETs
and the quantum devices at the desired operation bias
and frequency. Such models could be used in combina-
tion with ECAD mixed-circuit design tools to produce
an integrated circuit version of the 2D array. More-
over, we note when applying this proposed architecture
to particular qubit implementations, where small volt-
age drifts may induce undesired effects such as unwanted
decoherence, further optimization could be necessary to
L1
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VWL2 VWLMVWL1
Q1M
T1M
VDL1
VDL2
Q2MQ22Q21
Q12Q11
T12T11
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QNMQN2QN1
TNMTN2TN1
VDLN
RFOUT
RFIN
FIG. 5. A N×M 2D array of single electron memory cells for
sequential multi-qubit readout. Control transistors Tij can be
controlled by word line voltages VWLj . Qubits Qij can be con-
trolled with data lines voltages VDLi. A single high-frequency
line allows simultaneous readout via frequency-multiplexed
radio-frequency reflectometry. The array can be extended in
number of rows and columns limited by the spectral overlap
of the data-line resonators.
find an optimal trade off between voltage noise, reten-
tion time and power dissipation depending on the cell’s
capacitance. Finally, we note that the signal-to-noise of
gate-based readout – limited by the quality factor of the
resonant circuit – could be improved by using supercon-
ducting spiral inductors [39]. There is a potential for
such inductors to be made CMOS compatible using TiN
allowing on-chip integration. The footprint of such induc-
tors can be reduced when operating at higher frequencies
which could ultimately enable an integrated solution for
sensitive readout of large-density qubit arrays.
METHODS
Fabrication details
All CMOS transistors used in this study were fabri-
cated on SOI substrates with a 145-nm-thick buried ox-
ide and 10-nm-thick silicon layer. The silicon layer is pat-
terned to create the channel by means of optical lithogra-
phy, followed by a resist trimming process. All transistors
share the same gate stack consisting of 1.9 nm HfSiON
capped by 5 nm TiN and 50 nm polycrystalline silicon
leading to a total equivalent oxide thickness of 1.3 nm.
The Si thickness under the HfSiON/TiN gate is 11 nm.
After gate etching a SiN layer (10 nm) was deposited
and etched to form a first spacer on the sidewalls of the
gate. 18-nm-thick Si raised source and drain contacts
were selectively grown before the source/drain extension
7implantation and activation annealing. A second spacer
was formed followed by source/drain implantations, acti-
vation spike anneal and salicidation (NiPtSi). The wide
channel control FETs Ti and nanowire quantum devices
Qi are connected via on-chip aluminium bond wires.
Measurement setup
Measurements were performed at base temperature of
a dilution refrigerator (15 mK). Low frequency signals
(VSD, VDL, VWL1,2) were delivered through filtered cryo-
genic loom while a radio-frequency signal for gate-based
readout was delivered through an attenuated and filtered
coaxial line which connects to a on-PCB bias tee com-
bining the rf modulation with VDL. The resonator is
formed from a 82 nH inductor and the sample’s parasitic
capacitance to ground in parallel with the device. The
inductor consists of a surface mount wirewound ceramic
core (EPCOS B82498B series) and the PCB is made from
0.8 mm thick RO4003C with immersion silver finish. The
reflected rf signal is amplified at 4 K (LNF-LNC0.6 2A)
and room temperature followed by quadrature demodu-
lation (Polyphase Microwave AD0540B) from which the
amplitude and phase of the reflected signal is obtained
(homodyne detection).
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NOTE: READOUT RESONANCE PARAMETERS
We present the resonant frequency f0, the frequency shift ∆f , the total capacitance CT and
the loaded Q factor QL in Tab. S1 extracted from Fig. 1(b) of the main text for each control
FET configuration.
Case f0 (MHz) ∆f (MHz) QL CT (pF)
low-low 645.9 0 96 0.740
high-low 618.3 27.3 39 0.808
low-high 616.7 29.2 40 0.812
high-high 593.0 52.9 28 0.878
TABLE S1. Resonance parameters extracted from Fig. 1(b) of the main text. f0 is the center
frequency, ∆f is the resonant frequency shift, QL the loaded quality factor and CT the total circuit
capacitance obtained using a nominal inductance of 82 nH.
By comparison with the geometric capacitance of the control FET of 8 fF (30 nm × 10µm,
1.3 nm equivalent oxide) we find that most of the additional capacitance causing the fre-
quency shift could be attributed to wire bonds between Ti and Qi. This indicates that a
reduction of shifts of the resonance frequency could be reduced in an optimized circuit for
improved resonant frequency matching and overlap.
NOTE: SEQUENTIAL MEASUREMENT OF COULOMB DIAMONDS
In addition to the sequential measurement as a function of top-gate and back-gate as shown
in Fig. 4 of the main text we here present a sequential measurement of both cells as a func-
tion of top-gate and source-drain voltages. In Fig. S1(a-b) we observe Coulomb diamonds
compatible with formation of multiple quantum dots in both quantum devices. In these de-
vices, quantum dots form in the corners of the silicon nanowire as indicated in the side-view
along the top-gate in Fig. S1(c).
2
(a) (b)
(c)
FIG. S1. Dynamic readout. (a)-(b) Additional measurement as shown in Fig. 4 of the main text.
Phase response obtained sequentially from both cells as a function of source-drain and topgate
voltages. Coulomb diamonds are observed and highlighted using dashed lines. (c) Side view of the
quantum device along the topgate showing formation of corner quantum dots.
T1= high
T2= low
T1= low
T2= high
FIG. S2. Filter limit. Phase response obtained in a dynamic readout experiment as shown in
Fig. 4 of the main text for increasing control transistor switching frequency. There is a significant
rise time of the pulses above 1 kHz due to low-pass filtering of the lines. Traces are offset for
clarification.
3
NOTE: FILTERING LIMITATIONS
In this section we analyze the impact of low-pass filtering of lines delivering the control FET
switching voltages VWLi and data-line voltage VDL. Fig. S2 shows a sequential measurement
as shown in Fig. 4 of the main text where VDL is ramped up and down while VWL1 and VWL2
are alternating between on and off states at the same frequency. Multiple traces represent
measurement for increasing frequency and are offset for clarification. For measurements
above 1 kHz we observe a significant impact of the filtering on the rise time of the pulses
representing the frequency limit for sequential readout in this experiment. By using coaxial
lines for delivering VWLi and VDL the frequency limit could be improved up to a limit where
fast switching would cause significant heating of the device.
NOTE: DISCHARGE OF MEMORY CELL & FITTING PROCEDURE
In this section we explain the fitting procedure used to fit the decay of VG(t) as a function
of time as shown in Fig. 3(b) of the main text. We observe an initial fast decay from
VG(0) = 0.68 V followed by a slow decay with a quasi static final gate voltage once the
control FET gate voltage is switched from V HWL (1.2 V) to V
L
WL. We attribute the slow
decay to discharge via the control FET (RF ) and gate dielectric (RG) (see equivalent circuit
in Fig. 3(a) of the main text). The fitting function consist of Eq. 1 of the main text
parameterizing the slow decay in addition to an initial fast decay
VG(t) = Vfinal
[
1 +
RF
RG
exp
(
− t
τ
)]
+ Vfast exp
(
− t
τfast
)
with τ = CGRFRG
RF+RG
being the circuit’s time constant and Vfinal =
VDL
(RF+RG)/RG
the final quasi
static voltage.
The results for Vfinal and τ are shown in Fig. 3(e) of the main text and follow the expected
trends. The fast decay has a time constant of one milli-second and an amplitude of ≈ 0.1 V
which we attribute to cross-talk. To minimize the effect of the cross-talk on the analysis
of the slow decay the pulse amplitude in the measurement presented in Fig. 3 of the main
text is kept constant and the offset is varied to produce different low levels while keeping
the high level above threshold. Cross-talk in the lines, PCB as well as the device could
produce the fast initial decay. Charge injection when closing the control FET could play
a role at the device level. We estimate the effect of charge injection by calculating the
4
amount of charge under the control FET gate which is escaping onto the quantum device
gate when the FET is turned off ∆V = Qchannel
2CG
=
CFET(V
H
WL−VDL−Vth)
2CG
≈ 0.02 V where CFET is
the geometric capacitance of the FET and CG is the inter-connection and gate capacitance.
Here we assume that the charge under the gate escapes equally to the source and drain
which can be different in a real device. The voltage jump due to charge injection is reduced
for smaller CFET and larger CG and charge injection can be mitigated using one NMOS and
one PMOS control FET in parallel where the geometry of both can be optimized such that
the negative voltage jump introduced when switching off the NMOS FET is canceled by the
positive voltage change due to switching of the PMOS FET. Furthermore, cross-talk can
be reduced by using coaxial lines to deliver control FET signals and careful PCB and chip
design.
5
